

What is claimed is:

1 1. A memory controller hub comprising:
2 a graphics subsystem adapted to perform graphics
3 operations on data; and
4 a cache adapted to store addresses of locations in
5 physical memory available to the graphics subsystem for
6 storing graphics data and available to a graphics controller
7 coupled to the memory controller hub to store graphics data.

Subject

1 2. The memory controller hub of claim 1 further
2 including a dedicated bus interface coupling the graphics
3 controller to the memory controller hub.

Proprietary

1 3. The memory controller hub of claim 2 wherein the
2 dedicated bus interface includes an accelerated graphics port
3 (AGP) .

1 4. The memory controller hub of claim 1 configured to
2 provide a block of linear, virtual memory addresses for use by
3 the graphics subsystem, wherein the cache is adapted to store
4 addresses of locations in physical memory that correspond to
5 addresses within the block of linear, virtual memory
6 addresses.

1 5. The memory controller hub of claim 1 configured to
2 provide a block of linear, virtual memory addresses for use by
3 the graphics controller, wherein the cache is adapted to store
4 addresses of locations in physical memory that correspond to
5 addresses within the block of linear, virtual memory
6 addresses.

1 6. The memory controller hub of claim 1 configured to
2 provide a first block of linear, virtual memory addresses for
3 use by the graphics controller and adapted to provide a second
4 block of linear, virtual memory addresses for use by the
5 graphics subsystem, wherein the cache is adapted to store
6 addresses of locations in physical memory that correspond to
7 addresses within the first block of linear, virtual memory
8 addresses and to store addresses of locations in physical
9 memory that correspond to addresses within the second block of
10 linear, virtual memory addresses.

1 7. A computer system comprising:
2 a CPU;
3 a display device;
4 a system memory adapted to store video data and non-video
5 data; and

6 a memory controller hub coupled to the CPU and coupled to
7 the system memory, the memory controller hub comprising:
8 a graphics subsystem configured to perform graphics
9 operations on graphics data; and
10 a cache adapted to store addresses of locations in
11 physical memory available to the graphics subsystem for
12 storing graphics data and that available to a graphics
13 controller coupled to the memory controller hub to store
14 graphics data.

Subb

Docket No.: 10559-1001 (P8249)

1 8. The computer system of claim 7 further including a
2 dedicated bus interface coupling the graphics controller to
3 the memory controller hub.

1 9. The computer system of claim 8 wherein the dedicated
2 bus interface includes an accelerated graphics port (AGP).

1 10. The computer system of claim 7 wherein the memory
2 controller hub is configured to provide a block of linear,
3 virtual memory addresses for use by the graphics subsystem;
4 and

5 wherein the cache is adapted to store addresses of
6 locations in physical memory that correspond to addresses
7 within the block of linear, virtual memory addresses.

1 11. The computer system of claim 7 wherein the memory
2 controller hub is configured to provide a block of linear,
3 virtual memory addresses for use by the graphics controller;
4 and

5 wherein the cache is adapted to store addresses of
6 locations in physical memory that correspond to addresses
7 within the block of linear, virtual memory addresses.

1 12. The computer system of claim 7 wherein the memory
2 controller hub is configured to provide a first block of
3 linear, virtual memory addresses for use by the graphics
4 controller and is adapted to provide a second block of linear,
5 virtual memory addresses for use by the graphics subsystem;
6 and

7 wherein the cache is adapted to store addresses of
8 locations in physical memory that correspond to addresses
9 within the first block of linear, virtual memory addresses and
10 is adapted to store addresses of locations in physical memory
11 that correspond to addresses within the second block of
12 linear, virtual memory addresses.

1 13. A method of storing addresses of locations in
2 physical in a memory controller hub cache wherein the
3 locations in physical memory are available to either a

4 graphics controller coupled to the memory controller hub or
5 are available to a graphics subsystem of the memory controller
6 hub.

1 14. The method of claim 13 further comprising:
2 providing a block of linear, virtual memory addresses the
3 memory controller hub for use by the graphics subsystem; and
4 storing in the cache addresses of locations in physical
5 memory that correspond to addresses within the block of
6 linear, virtual memory addresses.

Substantiated

1 15. The method of claim 13 further comprising:
2 providing a block of linear, virtual memory addresses in
3 the memory controller hub for use by the graphics controller;
4 and
5 storing in the cache addresses of locations in physical
6 memory that correspond to addresses within the block of
7 linear, virtual memory addresses.

1 16. The method of claim 13 further comprising:
2 providing a block of linear, virtual memory address the
3 memory controller hub for use by the graphics controller, and
4 storing in the cache addresses of locations in physical memory
5 that correspond to addresses within the block of linear,

6 virtual memory addresses; or

7 providing a block of linear, virtual memory address the
8 memory controller hub for use by the graphics subsystem, and
9 storing in the cache addresses of locations in physical memory
10 that correspond to addresses within the block of linear,
11 virtual memory addresses.

Subj:

00000000-0000-0000-0000-000000000000